跳至正文

Silicon–van der Waals heterointegration for CMOS-compatible logic-in-memory design

2024-09-29

    Lee M-P, Gao C, Tsai M-Y, Lin C-Y, Yang F-S, Sung H-Y, Zhang C, Li W, Li J, Zhang J, Watanabe K, Taniguchi T, Ueno K, Tsukagoshi K, Ho C-H, Chu J H, Chiu P-W, Li M, Wu W-W, Lin Y-F
    Silicon–van der Waals heterointegration for CMOS-compatible logic-in-memory design
    Science Advances, 2023, 9: eadk1597.

    | 标签: 传感器